{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T03:05:12Z","timestamp":1772334312519,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050988","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Reducing circuit design complexity for neuromorphic machine learning systems based on Non-Volatile Memory arrays"],"prefix":"10.1109","author":[{"given":"Pritish","family":"Narayanan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lucas L.","family":"Sanches","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Fumarola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert M.","family":"Shelby","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Ambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junwoo","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunsang","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoffrey W.","family":"Burr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"4","article-title":"A 3. 1mW 8b 1. 2GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS","volume":"26","author":"kull","year":"2013","journal-title":"Proc of ISSCC"},{"key":"ref3","first-page":"45","author":"rumelhart","year":"1986","journal-title":"A General Framework for Parallel Distributed Processing Parallel Dist Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1273496.1273556"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref2","first-page":"4","article-title":"Large-scale neural networks implemented with nonvolatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power)","volume":"4","author":"burr","year":"2015","journal-title":"IEDM Tech Digest"},{"key":"ref1","first-page":"5","article-title":"Experimental demonstration and tolerancing of a large-scale neural network (165, 000 synapses), using phase-change memory as the synaptic weight element","volume":"29","author":"burr","year":"2014","journal-title":"IEDM Tech Digest"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050988.pdf?arnumber=8050988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:34:21Z","timestamp":1509125661000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050988","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}