{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T21:59:31Z","timestamp":1768082371707,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050998","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":14,"title":["Evaluation of Dual Mode Logic in 28nm FD-SOI technology"],"prefix":"10.1109","author":[{"given":"Ramiro","family":"Taco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Itamar","family":"Levi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Lanuzza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2026280"},{"key":"ref13","first-page":"45","article-title":"Design-space exploration of energy-delay-area efficient coarse-grain reconfigurable data-path","author":"purohit","year":"2009","journal-title":"22nd IEEE Int Conf VLSI Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405133"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref8","first-page":"424","article-title":"Ultra-wide body-bias range LDPC decoder in 28 nm UTBB FDSOI technology","author":"flatresse","year":"2013","journal-title":"Internat Solid-State Circuits Conference (ISSCC) Proc of"},{"key":"ref7","first-page":"66","article-title":"A 280 mV-to-1. 2 V WideOperating-Range IA-32 Processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"Proc of IEEE Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198678"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317137"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050998.pdf?arnumber=8050998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:30:57Z","timestamp":1509125457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050998","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}