{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:10Z","timestamp":1730272210679,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8051001","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Optimum scaling of stages in a frequency divider chain for best jitter FoM"],"prefix":"10.1109","author":[{"given":"Sumit","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagendra","family":"Krishnapura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"200","article-title":"Low-power divider retiming in a 3-4 GHz fractional-N PLL","volume":"58","author":"tasca","year":"2001","journal-title":"IEEE IEEE Trans Circuits Syst II Exp Briefs"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2000.839750"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/4.839910"},{"key":"ref6","first-page":"117","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE IEEE Trans Circuits Syst II Exp Briefs"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCAS.2010.5537629"},{"key":"ref8","first-page":"142","article-title":"A 5. 3GHz Programmable Divider for HiPer-LAN in 0. 25?m CMOS","author":"krishnapura","year":"2011","journal-title":"Proc of the IEEE ESSCIRC 1999"},{"key":"ref7","first-page":"196","article-title":"A 5\/6-bit Multi-Modulus Frequency Divider in 0. 13?m CMOS Technology","author":"maisurah","year":"2011","journal-title":"Proc ISCAS 2011"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/4.848214"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref1","first-page":"56","article-title":"A wide band tuning system for fully integrated satellite receivers","author":"vaucher","year":"1997","journal-title":"IEEE J Solid-State Circuits"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08051001.pdf?arnumber=8051001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:30:37Z","timestamp":1509125437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8051001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8051001","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}