{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T09:24:43Z","timestamp":1767864283404,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8350890","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":15,"title":["Real-time FPGA-based Anomaly Detection for Radio Frequency Signals"],"prefix":"10.1109","author":[{"given":"Duncan J. M.","family":"Moss","sequence":"first","affiliation":[]},{"given":"David","family":"Boland","sequence":"additional","affiliation":[]},{"given":"Peyam","family":"Pourbeik","sequence":"additional","affiliation":[]},{"given":"Philip H. W.","family":"Leong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"ref3","first-page":"175","article-title":"An FPGA-based spectral anomaly detection system (with errata)","author":"moss","year":"2014","journal-title":"Proc IEEE Int Conf Field-Programmable Technology"},{"key":"ref6","volume":"an2114","year":"2015","journal-title":"Complex fixed-point fast fourier transform optimization for altivec"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref8","volume":"ug902","year":"2016","journal-title":"Vivado Design Suite User Guide High-Level Synthesis"},{"key":"ref7","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref2","author":"o'shea","year":"2016","journal-title":"Recurrent neural radio anomaly detection"},{"key":"ref9","article-title":"Improving the speed of neural networks on cpus","author":"vanhoucke","year":"2011","journal-title":"Proc Neural Information Processing Systems Workshop Deep Learning and Unsupervised Feature Learning"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2013.60"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350890.pdf?arnumber=8350890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:49:43Z","timestamp":1571690983000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350890","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}