{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T05:08:48Z","timestamp":1772168928060,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8350900","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive VC Partitioning for NoCs in GPGPUs"],"prefix":"10.1109","author":[{"given":"Sheng","family":"Ma","sequence":"first","affiliation":[]},{"given":"Hongyi","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Li","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wenliang","family":"Xue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01725-4","author":"jerger","year":"2009","journal-title":"On-Chip Networks"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753329"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref17","author":"stratton","year":"2012","journal-title":"Parboil A Revised Benchmark Suite for Scientific and Commercial Throughput Computing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378671"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897963"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295523"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008756"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"ref8","year":"2009","journal-title":"NVIDIAs Next Generation CUDA Compute Architecture Fermi"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080231"},{"key":"ref9","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350900.pdf?arnumber=8350900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T14:38:10Z","timestamp":1720276690000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350900","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}