{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:10:23Z","timestamp":1730272223594,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8350905","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Investigation on the Gate Bias Voltage of BigFET in Power-rail ESD Clamp Circuit for Enhanced Transient Noise Immunity"],"prefix":"10.1109","author":[{"given":"Guangyi","family":"Lu","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Lizhong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yize","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E100.C.344"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2618344"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2730203"},{"key":"ref13","first-page":"49","article-title":"Transmission line pulsing techniques for circuit modeling of ESD phenomena","author":"maloney","year":"1985","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.846824"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2004.5272597"},{"key":"ref3","first-page":"17","article-title":"Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies","author":"stockinger","year":"2003","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2527718"},{"key":"ref8","first-page":"445","article-title":"Design to avoid the over-gate-driven effect on ESD protection circuits in deep-submicron CMOS processes","author":"ker","year":"2004","journal-title":"Proc IEEE Int Symp Quality Electron Des (ISQED)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2737653"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/16.737457","article-title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI","volume":"46","author":"ker","year":"1999","journal-title":"IEEE Trans Electron Devices"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0470846054"},{"key":"ref9","first-page":"1","article-title":"A CDM robust 5V distributed ESD clamp network leveraging both active MOS and lateral NPN conduction","author":"ruth","year":"2011","journal-title":"Proc EOS\/ESD Symp"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350905.pdf?arnumber=8350905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:53:05Z","timestamp":1571705585000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350905","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}