{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:14:54Z","timestamp":1772554494250,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8350924","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline Receiver"],"prefix":"10.1109","author":[{"given":"Gain","family":"Kim","sequence":"first","affiliation":[]},{"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[]},{"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Cosimo","family":"Aprile","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"114","article-title":"A 40-to-56 Gb\/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16nm FinFET","author":"im","year":"0"},{"key":"ref3","first-page":"110","article-title":"A 56 Gb\/s PAM-4\/NRZ transceiver in 40nm CMOS","author":"peng","year":"0"},{"key":"ref6","first-page":"455","article-title":"A 3.5pJ\/bit 8-tap-feed-forward 8-tap-decision feedback digital equalizer for 16Gb\/s I\/Os","author":"toifl","year":"2014","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598304"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519397"},{"key":"ref7","first-page":"89","article-title":"A 110 mW 6 bit 36 GS\/s interleaved SAR ADC for 100 GBE occupying 0.048 mm2 in 32 nm SOI CMOS","author":"kull","year":"0","journal-title":"2014 IEEE Asian Solid-State Circuits Conf"},{"key":"ref2","first-page":"1","article-title":"A 56 Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET","author":"frans","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993699"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2375071"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350924.pdf?arnumber=8350924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:51:26Z","timestamp":1571691086000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350924","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}