{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:36:28Z","timestamp":1753922188886,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8350947","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":9,"title":["Design of Approximate FFT with Bit-width Selection Algorithms"],"prefix":"10.1109","author":[{"given":"Qicong","family":"Liao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiqiang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenghua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1016\/S0893-9659(01)00107-0"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1166\/jolpe.2013.1249"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/29.45545"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVLSI.2009.2016839"},{"key":"ref8","first-page":"766","article-title":"A new approach to pipeline FFT Processor","author":"he","year":"1996","journal-title":"Proc IEEE Int Parallel Processing Symp"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1093\/ietele\/e88-c.8.1740"},{"key":"ref2","first-page":"325","article-title":"Implementations and Optimizations of Pipeline FFTs on Xilinx FPGAs","author":"bin","year":"2008","journal-title":"IEEE International Conference on Reconfigurable Computing and FPGAs"},{"key":"ref1","article-title":"Synthesizing parsimonious inexact circuits through probalilistic design techniques","volume":"12","author":"lingmneni","year":"2013","journal-title":"ACM Trans Embed Comput Syst"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350947.pdf?arnumber=8350947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:54:29Z","timestamp":1571705669000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350947","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}