{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T18:51:31Z","timestamp":1772823091267,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8350962","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":39,"title":["Design of Majority Logic (ML) Based Approximate Full Adders"],"prefix":"10.1109","author":[{"given":"Tingting","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Weiqiang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Emma","family":"McLarnon","sequence":"additional","affiliation":[]},{"given":"Maire","family":"O'Neill","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875791"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.573740"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45908-9_10"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2005.07.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.21"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2158006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref3","first-page":"2122","article-title":"Design of Majority Logic Based ApproximateArithmetic Circuits","author":"labrado","year":"2017","journal-title":"Proc IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.41"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350962.pdf?arnumber=8350962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:49:46Z","timestamp":1571705386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350962","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}