{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:43:28Z","timestamp":1725464608823},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8350966","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Novel Time-Based Sensing Scheme for STT-MRAMs"],"prefix":"10.1109","author":[{"given":"Quang-Kien","family":"Trinh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Ruocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"journal-title":"Probability & Statistics for Engineers & Scientists","year":"2006","author":"walpole","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2015.7156502"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2272587"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2582203"},{"key":"ref6","article-title":"Dynamic Reference Voltage Sensing Scheme for Read Margin Improvement in STT-MRAMs","author":"trinh","year":"2017","journal-title":"IEEE TCAS-I Regular Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150282"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857370"},{"key":"ref7","first-page":"13","article-title":"Delay-locked loops-an overview","author":"yang","year":"2003","journal-title":"Phase-Locking in High Performance Systems"},{"journal-title":"2013 International Technology Roadmap for Semiconductors","article-title":"Process Integration Difficult Challenges Chapter","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref9"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08350966.pdf?arnumber=8350966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:46Z","timestamp":1571691166000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8350966","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}