{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:16Z","timestamp":1773247036454,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351001","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":43,"title":["Placement and Routing by Overlapping and Merging QCA Gates"],"prefix":"10.1109","author":[{"given":"Geraldo","family":"Fontes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro Arthur R. L.","family":"Silva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Augusto M.","family":"Nacif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar P. Vilela","family":"Neto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Ferreira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2007.4481078"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.21"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729403"},{"key":"ref14","first-page":"24","author":"brayton","year":"2010","journal-title":"ABC An academic industrial-strength verification tool"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCircuitsAndSystems.2012.6408320"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2016.7724048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465140"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538997"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2471996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366170"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989033"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.573740"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.6.1607"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820815"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351001.pdf?arnumber=8351001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:52:01Z","timestamp":1571705521000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351001","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}