{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:11:15Z","timestamp":1730272275255,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351012","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Technology Mapping for Circuits with Simple Cells"],"prefix":"10.1109","author":[{"given":"Jody Maick","family":"Matos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Carrabina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Benchmarking method and designs targeting logic synthesis for fpgas","volume":"7","author":"pistorius","year":"2007","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811447"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref11","volume":"95","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"journal-title":"Handbook of Flexible Organic Electronics Materials Manufacturing and Applications","year":"2014","author":"logothetidis","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951885"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035529"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035528"},{"key":"ref16","article-title":"Technology mapping tools for building optimal circuits","author":"llamas","year":"2015","journal-title":"Proc of Int'l Exhibition and Conf for the Printed Electronics Industry (LOPEC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2661008"},{"journal-title":"Simple Flow","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228533"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.2"},{"key":"ref27","article-title":"Inverter minimization in mult -level logic networks","author":"jain","year":"1993","journal-title":"Proc of ICCAD"},{"key":"ref3","article-title":"Standard cell design in n7: Euv vs. immersion","author":"chava","year":"2015","journal-title":"SPIE Advanced Lithography"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747940"},{"key":"ref29","article-title":"The decomposition and factorization of boolean expressions","author":"brayton","year":"1982","journal-title":"Proc Int Symp Circuits and Systems (ISCAS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2842612"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2256462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.2.021202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039684"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918299"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167777"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131609"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref26","article-title":"Design considerations for digital circuits using organic thin film transistors on a flexible substrate","author":"wu","year":"2006","journal-title":"Proc Int Symp Circuits and Systems (ISCAS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165578"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351012.pdf?arnumber=8351012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:50:08Z","timestamp":1571705408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351012","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}