{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:11:20Z","timestamp":1730272280109,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351030","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["A Novel Convolution Computing Paradigm Based on NOR Flash Array with High Computing Speed and Energy Efficient"],"prefix":"10.1109","author":[{"given":"R. Z.","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y. C.","family":"Xiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z. Q.","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y. B.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X. Y.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. F.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2643162"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409722"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"489","DOI":"10.1109\/JPROC.2003.811702","article-title":"Introduction to flash memory","volume":"91","author":"roberto","year":"2003","journal-title":"Proc IEEE"},{"journal-title":"BSIM3v3 2 2 MOSFET model user s manual","year":"2005","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167409"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010797"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280303"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/JSSC.2015.2467186","article-title":"A 28 nm Embedded Split-Gate MONOS (SG-MONOS) Flash Macro for Automotive Achieving 6.4 GB\/s Read Throughput by 200 MHz No-Wait Read Operation and 2.0 MB\/s Write Throughput at Tj of 170 ?","volume":"51","author":"kono","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840093"},{"key":"ref3","article-title":"Design efficient deep learning accelerator: challenges and opportunities","author":"emer","year":"2017","journal-title":"VLSI short course"},{"key":"ref6","first-page":"1","article-title":"A programmable vision chip based on multiple levels of parallel processors","volume":"46","author":"wan","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2131370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nn501824r"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-0969-5"},{"journal-title":"Data Mining Practical Machine Learning Tools and Techniques","year":"2016","author":"witten","key":"ref2"},{"journal-title":"Digital Signal Processing (3rd ed ) Principles Algorithms and Applications","year":"1996","author":"proakis","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050222"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351030.pdf?arnumber=8351030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:52:42Z","timestamp":1571705562000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351030","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}