{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:11:38Z","timestamp":1730272298359,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351070","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A 1 Gbps UWB OOK Receiver with Double PLL All-Digital CDR and Data Packet Re-Synchronizer"],"prefix":"10.1109","author":[{"given":"Marco","family":"Crepaldi","sequence":"first","affiliation":[]},{"given":"Gian Nicola","family":"Angotzi","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Barcellona","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Berdondini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1076","DOI":"10.1109\/JSSC.2011.2118130","article-title":"A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization","volume":"46","author":"hu","year":"2011","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2520402"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177081"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393815"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2161214"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC.2015.7318502"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICUWB.2015.7324402"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2012.6198001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284175"},{"key":"ref7","first-page":"444","article-title":"A Self-Duty-Cycled and Synchronized UWB Receiver SoC Consuming 375pJ\/b for ?76.5dBm Sensitivity at 2Mb\/s","author":"vigraham","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050693"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.conb.2014.10.007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2482339"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351070.pdf?arnumber=8351070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:53:13Z","timestamp":1571705593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351070\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351070","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}