{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:07:29Z","timestamp":1783184849098,"version":"3.54.6"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351088","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["A High-Resolution Delta-Sigma D\/A Converter Architecture with High Tolerance to DAC Mismatch"],"prefix":"10.1109","author":[{"given":"Yanquan","family":"Luo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang","family":"Qi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ankesh","family":"Jain","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"597","article-title":"The implementation of Dual-Truncation sigma Delta D\/A converters","volume":"2","author":"xiaofeng","year":"1992","journal-title":"Circuits and Systems 1992 ISCAS'92 Proceedings 1992 IEEE International Symposium on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.539871"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/18.59924"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2212","DOI":"10.1109\/JSSC.2009.2022302","article-title":"74 dB SNDR multiloop sturdy-MASH delta-sigma modulator using 35 dB open-loop opamp gain","volume":"44","author":"nima","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/31.83869"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.261996"},{"key":"ref2","first-page":"753","article-title":"Linearity enhancement of multi-bit a\/d and d\/a converters using data weighted averaging","author":"baird","year":"0","journal-title":"IEEE Circuits Syst II"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/9780470546772"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050820"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351088.pdf?arnumber=8351088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:53:04Z","timestamp":1571691184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351088","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}