{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T07:26:15Z","timestamp":1777447575529,"version":"3.51.4"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351100","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["A 14-bit 250MS\/s Low-Power Pipeline ADC with Aperture Error Eliminating Technique"],"prefix":"10.1109","author":[{"given":"Chengwei","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fule","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2580703"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272160"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006309"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055421"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/JSSC.2009.2014702","article-title":"A 1.2-V 250-mW 14-b 100-MS\/s Digitally Calibrated Pipeline ADC in 90-nm CMOS","volume":"44","author":"vel","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875287"},{"key":"ref9","first-page":"153","article-title":"A Merged First and Second Stage for Low Power Pipelined ADC","author":"yang","year":"2013","journal-title":"IEEE International Symposium on Circuit and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819166"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351100.pdf?arnumber=8351100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:53:11Z","timestamp":1571705591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351100","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}