{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T22:35:30Z","timestamp":1781822130185,"version":"3.54.5"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351118","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["A Scalable Fully Synthesized Phase-to-Digital Converter for Phase and Duty-Cycle Measurement of High-Speed Clocks"],"prefix":"10.1109","author":[{"given":"Nico","family":"Angeli","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"An all-digital 50% duty-cycle corrector","author":"wang","year":"2004","journal-title":"ISCAS"},{"key":"ref11","article-title":"Fpga based phase detector for high-speed clocks with pico-seconds resolution","author":"hidvgi","year":"2013","journal-title":"Nuclear Science Symposium and Medical Imaging Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"},{"key":"ref13","author":"song","year":"2009","journal-title":"VLSI High-Speed I\/O Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858375"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433842"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1524","DOI":"10.1109\/TVLSI.2011.2158011","article-title":"A 0.311 ghz fast-corrected duty-cycle corrector with successive approximation register for ddr dram applications","volume":"20","author":"min","year":"2012","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref7","author":"liu","year":"2007","journal-title":"Multicycle synchronous digital phase measurement used to further improve phase-shift laser range finding"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.155"},{"key":"ref1","first-page":"2300","article-title":"A 0.31.4 ghz all-digital fractional-n pll with adaptive loop gain controller","volume":"45","author":"kim","year":"2010","journal-title":"JSSC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227604"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351118.pdf?arnumber=8351118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:51:22Z","timestamp":1571691082000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351118","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}