{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:34:34Z","timestamp":1725741274052},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351128","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["NIZCache: Energy-efficient Non-uniform Cache Architecture for Chip-multiprocessors Based on Invalid and Zero Lines"],"prefix":"10.1109","author":[{"given":"Pooneh","family":"Safayenikoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arghavan","family":"Asad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2994133.2994136"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918344"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627661"},{"key":"ref6","article-title":"Running PARSEC 2.1 on M5","author":"gebhart","year":"2009","journal-title":"The University of Texas at Austin Department of Computer Science Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"ref2","first-page":"1","article-title":"Implementing a hybrid SRAM\/eDRAM NUCA architecture. In High Performance Computing","author":"lira","year":"2011","journal-title":"18th IEEE International Conference of HiPC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000108"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351128.pdf?arnumber=8351128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:52:51Z","timestamp":1571705571000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351128","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}