{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:08:00Z","timestamp":1725570480996},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351185","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Scan-In Scheme for CMOS\/ReRAM Programmable Logic Circuits"],"prefix":"10.1109","author":[{"given":"Md Musabbir","family":"Adnan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sherif","family":"Amer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Garrett S.","family":"Rose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053150"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052981"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585796"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050790"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3183584.3183616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.2295"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2677882"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1557\/adv.2016.377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2167513"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08123-6_11"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727192"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351185.pdf?arnumber=8351185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:35Z","timestamp":1571691155000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351185","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}