{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T17:58:58Z","timestamp":1775066338679,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351190","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["An Efficient Single Core Flexible Processor Architecture for 4096-bit Montgomery Modular Multiplication and Exponentiation"],"prefix":"10.1109","author":[{"given":"Eduardo C.","family":"Culau","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory C.","family":"Marchesan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nelson R.","family":"Weirich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonardo Londero","family":"de Oliveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref10","author":"warren","year":"2012","journal-title":"Montgomery multiplication"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0074"},{"key":"ref11","author":"warren","year":"2013","journal-title":"Hacker's Delight"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.89"},{"key":"ref12","first-page":"169","article-title":"The complexity of computations","volume":"211","author":"karatsuba","year":"1995","journal-title":"Proceedings of the Steklov Institute of Mathematics-Interperiodica Translation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355854"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-0602-4_5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPAS.2016.7880137"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351190.pdf?arnumber=8351190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,6]],"date-time":"2020-02-06T11:59:46Z","timestamp":1580990386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351190","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}