{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:17:33Z","timestamp":1762431453933,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351235","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":14,"title":["On Finding Suitable Key-Gate Locations In Logic Encryption"],"prefix":"10.1109","author":[{"given":"Rajit","family":"Karmakar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harshit","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Iwls 2005 benchmarks","year":"0","author":"albrecht","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.29"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref4","first-page":"1","article-title":"On improving the security of logic locking","author":"yasin","year":"2015","journal-title":"IEEE Tran on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437996"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"journal-title":"SEMI","article-title":"Innovation is at risk: Losses of up to $4 billion annually due to ip infringement","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"Hope: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Tran on CAD of Integrated Circuits and Systems"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351235.pdf?arnumber=8351235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:53:04Z","timestamp":1571691184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351235","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}