{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T12:00:36Z","timestamp":1748779236721,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351273","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":9,"title":["Probabilistic Error Modeling for Two-part Segmented Approximate Adders"],"prefix":"10.1109","author":[{"given":"D.","family":"Celia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinita","family":"Vasudevan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605382"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.108"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810241"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228450"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351273.pdf?arnumber=8351273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:50:07Z","timestamp":1571691007000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351273","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}