{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:12:54Z","timestamp":1730272374665,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351277","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Charge-Recycling based Redundant Write Prevention Technique for Low Power SOT-MRAM"],"prefix":"10.1109","author":[{"given":"Gyuseong","family":"Kang","sequence":"first","affiliation":[]},{"given":"Yunho","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref12","first-page":"409","article-title":"Low-power multi-port memory architecture based on Spin Orbit Torque magnetic devices","author":"bishnoi","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4866186"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338407"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2015.2422260"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1126\/science.1218197","article-title":"Spin-Torque Switching with the Giant Spin Hall Effect of Tantalum","volume":"336","author":"liu","year":"2012","journal-title":"Science"},{"key":"ref6","first-page":"229","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2496363"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2322387"},{"key":"ref2","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351277.pdf?arnumber=8351277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:54:09Z","timestamp":1571705649000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351277","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}