{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T17:38:52Z","timestamp":1770658732139,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351309","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM\/NAND Flash Hybrid SSD"],"prefix":"10.1109","author":[{"given":"Mamoru","family":"Fukuchi","sequence":"first","affiliation":[]},{"given":"Yukiya","family":"Sakaki","sequence":"additional","affiliation":[]},{"given":"Chihiro","family":"Matsui","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/IEDM.1987.191485","article-title":"new ultra high density eprom and flash eeprom with nand structure cell","author":"masuoka","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref13","year":"0","journal-title":"MSR Cambridge Traces"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2013.6558443"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150277"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2697000"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref3","first-page":"134","article-title":"x11 performacne increase, x6. 9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"0"},{"key":"ref6","first-page":"46","article-title":"A 20nm 1. 8V 8Gb PRAM with 40MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref5","first-page":"258","article-title":"A 64Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.705361"},{"key":"ref7","year":"0","journal-title":"Micron 3D XPoint Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870328"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243825"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351309.pdf?arnumber=8351309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:52:15Z","timestamp":1571705535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351309","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}