{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T08:00:59Z","timestamp":1742803259283},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351360","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["A 5-Transistor Ternary Gain-Cell eDRAM with Parallel Sensing"],"prefix":"10.1109","author":[{"given":"Or","family":"Maltabashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanan","family":"Marinberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Giterman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2454241"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60402-2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094587"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394459"},{"key":"ref15","article-title":"A 4-Transistor NMOS-only Logic-Compatible Gain-Cell Embedded DRAM with over 1.6 ms Retention Time at 700mV in 28nm FD-SOI","author":"giterman","year":"2017","journal-title":"IEEE Transactions on Circuits and Systems i (TCAS-I)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2603923"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/55.877205"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222355"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2518220"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2768102"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051569"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.641695"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2358699"},{"journal-title":"International technology roadmap for semiconductors 2015 edition","year":"2015","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6328960"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351360.pdf?arnumber=8351360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:44Z","timestamp":1571691164000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351360","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}