{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T02:49:24Z","timestamp":1746845364373,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351374","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["A DLL-based Configurable Multi-Phase Clock Generator for True-Time-Delay Wideband FMCW Phased-Array in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liheng","family":"Lou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongyuan","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2106170"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216704"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TVLSI.2014.2316553","article-title":"A 2.5-Gb\/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4 × Oversampling","volume":"23","author":"lin","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2453366"},{"key":"ref8","first-page":"61","article-title":"A 12ps true-time-delay phase shifter with 6.6% delay variation at 20–40GHz","author":"ma","year":"2013","journal-title":"Radio Frequency Integrated Circuits Symposium (RFIC)"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-Time PVT Calibrator With Replica-Delay Cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-Sate Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2423312"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.508208"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1109\/JSSC.2015.2494603","article-title":"A 6.7 MHz to 1.24 GHz 0.0318mm2 Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS","volume":"51","author":"hsieh","year":"2016","journal-title":"IEEE J Solid-Sate Circuits"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351374.pdf?arnumber=8351374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:53:27Z","timestamp":1571705607000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351374","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}