{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:31:06Z","timestamp":1725564666197},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351380","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A MicroChannel Neural Interface ASIC"],"prefix":"10.1109","author":[{"given":"Henry","family":"Lancashire","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dai","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Demosthenous","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"Donaldson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2014.2330859"},{"key":"ref11","article-title":"Vertical interconnects for stacked ASICs in soft encapsulant","author":"lancashire","year":"2017","journal-title":"MicroTech 2017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1111\/ner.12100"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/10\/3\/031002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843630"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2007.903970"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2174360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1186\/1475-925X-11-33"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2005.856072"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/9\/1\/016010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1111\/j.1085-9489.2005.10303.x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/13\/3\/034001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2007.909533"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1080\/09638280410001645094"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/17483100701714733"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1111\/ejn.13080"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351380.pdf?arnumber=8351380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:44Z","timestamp":1571691164000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351380","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}