{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T08:24:37Z","timestamp":1760171077071,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351406","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["A 219-\u03bcW 1D-to-2D-Based Priority Encoder on 65-nm SOTB CMOS"],"prefix":"10.1109","author":[{"given":"Xuan-Thuan","family":"Nguyen","sequence":"first","affiliation":[]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[]},{"given":"Hong-Thu","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Katsumi","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.159"},{"key":"ref3","first-page":"ii-753","article-title":"A power-optimized 64-bit priority encoder utilizing parallel priority look-ahead","volume":"2","author":"kun","year":"2004","journal-title":"IEEE Int Symp Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2672865"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.876412"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419245"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2016.7495160"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2635675"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E95.A.1708"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.974546"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/elex.13.20160447"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2434888"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351406.pdf?arnumber=8351406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:30Z","timestamp":1571691150000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351406","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}