{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:11:53Z","timestamp":1725783113187},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351412","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":14,"title":["Time Domain Sequential Locking for Increased Security"],"prefix":"10.1109","author":[{"given":"Kyle","family":"Juretus","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428086"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.186"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.48"},{"key":"ref14","first-page":"1","article-title":"Novel Dynamic State-Deflection Method for Gate-Level Design Obfuscation","author":"dofe","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538898"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref7","first-page":"291","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","author":"alkabani","year":"2007","journal-title":"Proceedings of the USENIX Security Symposium"},{"journal-title":"IARPA-BAA-11-09","article-title":"Trusted Integrated Chips (TIC) Program","year":"2011","key":"ref2"},{"journal-title":"Trends in the Global IC Design Service Market","year":"2012","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351412.pdf?arnumber=8351412","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:51:51Z","timestamp":1571691111000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351412\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351412","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}