{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:20:16Z","timestamp":1778923216843,"version":"3.51.4"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351440","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["Layer-by-layer Adaptively Optimized ECC of NAND flash-based SSD Storing Convolutional Neural Network Weight for Scene Recognition"],"prefix":"10.1109","author":[{"given":"Keita","family":"Mizushina","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiki","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiaki","family":"Deguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062965"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858406"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2380640"},{"key":"ref6","first-page":"497","article-title":"Degradation of Tunnel Oxide by FN Current Stress and its Effects on Data Retention Characteristics of 90-nm NAND Flash Memory","author":"lee","year":"2003","journal-title":"IEEE International Reliability Physics Symposium Proceedings"},{"key":"ref11","first-page":"112t","article-title":"Reliability enhancement of 1Xnm TLC for cold flash and millennium memories","author":"yamazaki","year":"2016","journal-title":"IEEE Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.350"},{"key":"ref8","first-page":"132","article-title":"A New 3-bit Programing Algorithm using SLC-to-TLC Migration for 8MB\/s High Performance TLC NAND Flash Memory","author":"shin","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2000.843915"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531979"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2644615"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351440.pdf?arnumber=8351440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:50:44Z","timestamp":1571691044000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351440","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}