{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:05:40Z","timestamp":1770753940317,"version":"3.50.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351509","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":28,"title":["A Neuromorphic Approach to Path Integration: A Head-Direction Spiking Neural Network with Vision-driven Reset"],"prefix":"10.1109","author":[{"given":"Raphaela","family":"Kreiser","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Cartiglia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien N.P.","family":"Martel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Conradt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yulia","family":"Sandamirskaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2009.5457625"},{"key":"ref11","first-page":"1719","article-title":"Kickstarting highperformance energy-efficient manycore architectures with Epiphany","author":"olofsson","year":"2015","journal-title":"Conference Record - Asilomar Conference on Signals Systems and Computers"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/82.842110","article-title":"Point-to-Point Connectivity Between Neuromorphic Chips using Address-Events","volume":"47","author":"boahen","year":"1999","journal-title":"IEEE Transactions on Circuits & Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537475"},{"key":"ref14","first-page":"211","volume":"17","author":"indiveri","year":"2006","journal-title":"A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1152\/jn.00686.2005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696265"},{"key":"ref17","first-page":"288","author":"liu","year":"2010","journal-title":"Neuromorphic sensory systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.16-06-02112.1996"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nature14446"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-008-9003-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.4172-04.2005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref5","first-page":"2454","author":"furber","year":"2013","journal-title":"Overview of the SpiNNaker System Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2297056"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313954"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.66.041902"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.10-02-00420.1990"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.19-21-09587.1999"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF00337259"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF00288786"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1088\/0954-898X_7_4_004"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351509.pdf?arnumber=8351509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:51:29Z","timestamp":1571705489000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351509","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}