{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:22:46Z","timestamp":1783527766469,"version":"3.55.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351515","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["An LSSD Compliant Scan Cell for Flip-Flops"],"prefix":"10.1109","author":[{"given":"Leonardo R.","family":"Juracy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Felipe A.","family":"Kuentzer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fernando G.","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexandre M.","family":"Amory","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"miron","year":"1994","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref11","first-page":"462","article-title":"A logic design structure for LSI testability","author":"eichelberger","year":"1977","journal-title":"IEEE Design Automation Conference (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.2252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2016.22"},{"key":"ref14","article-title":"SYNOPSYS","year":"2015","journal-title":"DFT Compiler DFTMAXTM and DFTMAXTM Ultra User Guide Version K-2015 06"},{"key":"ref15","article-title":"Dual latch clocked lssd and method","author":"yurash","year":"1995","journal-title":"US Patent"},{"key":"ref16","article-title":"TEA extensions","author":"needham","year":"1997","journal-title":"Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"ref6","author":"spars","year":"2010","journal-title":"Principles of Asynchronous Circuit Design A Systems Perspective"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.23"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168949"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2016.9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.289"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351515.pdf?arnumber=8351515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:51:12Z","timestamp":1571705472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351515","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}