{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T17:40:57Z","timestamp":1770918057462,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351560","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":13,"title":["Fast Performance Evaluation for Analog Circuit Synthesis Frameworks"],"prefix":"10.1109","author":[{"given":"Zhenxin","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuotian","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376987"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0166-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217963"},{"key":"ref5","first-page":"17","article-title":"Analog Integrated Circuit Sizing and Layout Dependent Effects: A Review","volume":"3","author":"liao","year":"2014","journal-title":"Solid State Electronics Microelectronic Journal"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1002\/cta.551","article-title":"Symmetry-Aware Placement with Transitive Closure Graphs for Analog Layout Design","volume":"38","author":"zhang","year":"2010","journal-title":"International Journal of circuit theory and application"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3015782"},{"key":"ref2","first-page":"293","article-title":"A Performance-Constrained Template-Based Layout Retargeting Algorithm for Analog Integrated Circuits","author":"liu","year":"2010","journal-title":"Proc IEEE\/ACM 15th Asia and South Pacific Design Automation Conference"},{"key":"ref9","first-page":"118","article-title":"A bias-driven approach for automated design of operational amplifiers","author":"lin","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271714"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351560.pdf?arnumber=8351560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:59:51Z","timestamp":1751605191000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351560","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}