{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:14:35Z","timestamp":1730272475981,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351602","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Secure Scan Architecture Using Clock and Data Recovery Technique"],"prefix":"10.1109","author":[{"given":"Donatus Silva","family":"Richard","sequence":"first","affiliation":[]},{"given":"Rashid","family":"Rashidzadeh","sequence":"additional","affiliation":[]},{"given":"Majid","family":"Ahmadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"35","article-title":"A 1. 7 Gbps DLL-Based Clock Data Recovery for a Serial Display Interface in 0. 35- µ m CMOS","volume":"34","author":"moon","year":"2012","journal-title":"ETRI J"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2267"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/elex.8.518"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355900"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538894"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6407063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.58"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604085"},{"key":"ref8","first-page":"13","article-title":"Delay Locked Loops - An Overview","author":"razavi","year":"2003","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"},{"key":"ref7","first-page":"1736","article-title":"A l55-MHz Clock Recovery Delay and Phase Locked Loop","volume":"27","author":"lee","year":"1992","journal-title":"1992 IEEE Journal of Solid-State"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370597-6\/50009-3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"ref9","article-title":"Secure scan chain using test port for tester authentication","author":"ouahab","year":"2017","journal-title":"2016 IEEE Int Conf Electron Circuits Syst ICECS 2016"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351602.pdf?arnumber=8351602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:51:42Z","timestamp":1571705502000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351602","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}