{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,12]],"date-time":"2024-09-12T18:40:15Z","timestamp":1726166415646},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351612","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Reconfigurable 28\/56 Gb\/s PAM4\/NRZ Dual-mode SerDes with Hardware-reuse"],"prefix":"10.1109","author":[{"given":"Heng","family":"Liu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Center of Analog\/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Ding","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Center of Analog\/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Center of Analog\/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianjun","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Center of Analog\/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168638"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062925"},{"journal-title":"OIF CEI-56G Application Note","year":"2016","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475180"},{"journal-title":"Common electrical I\/O (CEI)Electrical and jitter interoperability agreements for 6G+ bps 11G+ bps and 25G+ bps I\/O","year":"2011","key":"ref1"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence, Italy","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351612.pdf?arnumber=8351612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,12]],"date-time":"2024-09-12T17:46:48Z","timestamp":1726163208000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351612","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}