{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T20:51:04Z","timestamp":1777495864486,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351614","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":9,"title":["A Fast Modular Inversion FPGA Implementation over GF(2<sup>m<\/sup>) using Modified x<sup>2n<\/sup> Unit"],"prefix":"10.1109","author":[{"given":"Jiakun","family":"Li","sequence":"first","affiliation":[{"name":"Beijing Institute of Technology, School of Information and Electronics, Beijing 100081,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhe","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology, School of Information and Electronics, Beijing 100081,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengbo","family":"Xue","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology, School of Information and Electronics, Beijing 100081,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingqi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology, School of Information and Electronics, Beijing 100081,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Gao","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology, School of Information and Electronics, Beijing 100081,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shan","family":"Cao","sequence":"additional","affiliation":[{"name":"Shanghai Institute for Advanced Communication and Data ScienceShanghai University, Key laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai 200444,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2453360"},{"key":"ref11","first-page":"465","article-title":"A fast implementation of modular inversion over gf (2m) based on fpga","year":"2010","journal-title":"The IEEE International Conference on Information Management and Engineering"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICRAIE.2014.6909308"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763197"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.65"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.32"},{"key":"ref3","first-page":"1","article-title":"Hardware architectures for inversion in gf(2m) using polynomial and gaussian normal basis","author":"trujillo-olaya","year":"2010","journal-title":"Andescon"},{"key":"ref6","author":"roy","year":"2012","journal-title":"Generalized high speed Itoh-Tsujii multiplicative inversion architecture for FPGAs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051343"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2015.0461"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1427"},{"key":"ref2","first-page":"367","article-title":"Fast and generic inversion architectures over GF(2m) using modified itohtsujii algorithms","volume":"62","author":"hu","year":"2015","journal-title":"IEEE IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(88)90024-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2574620"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence, Italy","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351614.pdf?arnumber=8351614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,11]],"date-time":"2024-07-11T17:45:31Z","timestamp":1720719931000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351614","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}