{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:14:40Z","timestamp":1730272480428,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351624","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["High-Speed Nested Cascaded MASH Digital Delta-Sigma Modulator-Based Divider Controller"],"prefix":"10.1109","author":[{"given":"Yann","family":"Donnelly","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongjia","family":"Mo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.882872"},{"key":"ref11","first-page":"1148","volume":"51","author":"kozak","year":"2004","journal-title":"Rigorous Analysis of Delta-Sigma Modulators for Fractional-N PLL Frequency Synthesis"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850744"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7049928"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888780"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2161172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.871322"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2322095"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/26.3777"},{"key":"ref7","article-title":"Application Note 143: A Simple Method to Accurately Predict PLL Reference Spur Levels Due to Leakage Current","author":"azarian","year":"2013","journal-title":"Linear Technology Tech Rep"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/26.58739"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351624.pdf?arnumber=8351624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:54:20Z","timestamp":1571691260000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351624","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}