{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T08:29:16Z","timestamp":1769588956066,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351649","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":38,"title":["A New High Throughput and Area Efficient SHA-3 Implementation"],"prefix":"10.1109","author":[{"given":"Ming Ming","family":"Wong","sequence":"first","affiliation":[]},{"given":"Jawad","family":"Haj-Yahya","sequence":"additional","affiliation":[]},{"given":"Suman","family":"Sau","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1854099.1854135"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIVC.2016.7894001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCCSP.2014.6877931"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2694805.2694808"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2015.7181868"},{"key":"ref2","article-title":"Comparing hardware performance of round 3 SHA-3 candidates using multiple hardware architectures in Xilinx and Altera FPGAs","author":"homsirikamol","year":"2011","journal-title":"Ecrypt II Hash Workshop 2011"},{"key":"ref9","author":"bertoni","year":"2012","journal-title":"Keccak Implementation Overview"},{"key":"ref1","first-page":"313","author":"bertoni","year":"2013","journal-title":"Keccak"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351649.pdf?arnumber=8351649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:51:50Z","timestamp":1571705510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351649","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}