{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:14:42Z","timestamp":1730272482031,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351663","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A 0.35\u03bcm CMOS 200kHz\u20132GHz Fully-Analogue Closed-Loop Circuit for Continuous-Time Clock Duty-Cycle Correction in Integrated Digital Systems"],"prefix":"10.1109","author":[{"given":"Andrea","family":"De Marcellis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Faccio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elia","family":"Palange","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050331"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702742"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2010.2052032"},{"key":"ref13","first-page":"170","article-title":"A 65nm dual-band 3-stream 802. 11n MIMO WLAN SoC","author":"abdollahi-alibeik","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref14","first-page":"325","article-title":"A 500 MHz DLL with second order duty cycle corrector for low jitter","author":"kim","year":"2005","journal-title":"Proc of IEEE Custom Integrated Circuits Conference"},{"key":"ref15","first-page":"185","article-title":"An analog dual delay locked loop using coarse and fine programmable delay elements","author":"jasielski","year":"2013","journal-title":"Proc IEEE Int Mixed Design Integr Circuits Syst (MIXDES)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394486"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.83"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468911"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0921-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2532838"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/JSSC.2007.914286","article-title":"A high linearity, fast-locking pulsewidth control loop with digitally programmable duty cycle correction for wide range operation","volume":"43","author":"cheng","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2015.2512383"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2614695"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478804"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2535387"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.07.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2555328"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2286258"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483158"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2015.7337704"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.3032"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541929"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642614"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1524","DOI":"10.1109\/TVLSI.2011.2158011","article-title":"A 0. 31-1 GHz fast-corrected duty-cycle corrector with successive approximation register for DDR DRAM applications","volume":"20","author":"min","year":"2012","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"ref25","first-page":"460","article-title":"A low power wide range duty cycle corrector based on pulse shrinking\/stretching mechanism","author":"chen","year":"2007","journal-title":"Proc of IEEE Asian Solid-State Circuits Conference"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351663.pdf?arnumber=8351663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:47Z","timestamp":1571691167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351663","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}