{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:18:23Z","timestamp":1725779903752},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351681","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Design and Data Management for Magnetic Racetrack Memory"],"prefix":"10.1109","author":[{"given":"Bing","family":"Li","sequence":"first","affiliation":[]},{"given":"Fan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360545"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506581"},{"key":"ref13","first-page":"196:1","article-title":"Exploration of gpgpu register file architecture using domain-wall-shift-write based racetrack memory","author":"mao","year":"2014","journal-title":"DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627643"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665710"},{"key":"ref16","article-title":"Process variation aware data management for magnetic skyrmions racetrack memory","author":"fan","year":"2018","journal-title":"ASP-DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2013.29"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2591578"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref3","first-page":"12.4.1","article-title":"Memory technology trend and future challenges","author":"sungjoo","year":"2010","journal-title":"IEDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724690"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.msec.2017.02.160"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351681.pdf?arnumber=8351681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:53:48Z","timestamp":1571705628000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351681\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351681","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}