{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:34:58Z","timestamp":1775666098103,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351682","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Design and Characterization of New Content Addressable Memory Cells"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Annovi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Frontini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentino","family":"Liberali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Stabile","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2011.6154467"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2179670"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2316241"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463629"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/12\/04\/C04013"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(97)00021-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.nima.2007.08.030"},{"key":"ref9","article-title":"Characterization of an Associative Memory chip in 28 nm CMOS technology","author":"annovi","year":"2018","journal-title":"Proc Int Symp on Circ and Syst (IS CAS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0168-9002(89)90862-0"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351682.pdf?arnumber=8351682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:49:41Z","timestamp":1571705381000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351682","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}