{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:06:35Z","timestamp":1725465995707},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351716","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Low-power Scaling-friendly Ring Oscillator based \u0394\u03a3 ADC"],"prefix":"10.1109","author":[{"given":"Arindam","family":"Sanyal","sequence":"first","affiliation":[]},{"given":"Shaolan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693237"},{"key":"ref10","first-page":"1","article-title":"A 1.8 mW 2MHz-BW 66.5 dB-SNDR ?? ADC using VCO-based integrators with intrinsic CLA","author":"lee","year":"2013","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref12","first-page":"1","article-title":"A 0.04-mm2 0.9-mW 71-dB SNDR distributed modular ?? ADC with VCO-based integrator and digital DAC calibration","author":"yoon","year":"2015","journal-title":"2015 IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062192"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693244"},{"key":"ref15","first-page":"241","article-title":"A 174.3 dB FoM VCO-based CT ?? modulator with a fully digital phase extended quantizer and tri-level resistor DAC in 130nm CMOS","author":"li","year":"2016","journal-title":"IEEE European Solid-State Circuits Conference"},{"key":"ref16","first-page":"36c","article-title":"A 0.028mm2 19.8fJ\/step 2nd-order VCO-based CT ?? modulator using an inherent passive integrator and capacitive feedback in 40nm CMOS","year":"2017","journal-title":"2017 Symposium on VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2688364"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1428"},{"key":"ref19","first-page":"687","article-title":"2nd-Order VCO-based CT ?? ADC architecture","author":"prathap","year":"2017","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2209298"},{"key":"ref4","first-page":"270","article-title":"A 71db sfdr open loop vco-based adc using 2-level pwm modulation","author":"rao","year":"2011","journal-title":"IEEE Symposium on VLSI Circuits (VLSIC)"},{"key":"ref27","first-page":"26","article-title":"A 18.5-fJ\/step VCO-based 0–1 MASH Delta-Sigma ADC with digital background calibration","author":"sanyal","year":"2016","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327302"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598322"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945991"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref9","first-page":"170","article-title":"A 0.13fLm CMOS 78dB SNDR 87mW 20MHz BW CT ?? ADC with VCO-based integrator and quantizer","author":"park","year":"2009","journal-title":"IEEE International Solid-State Circuits Conference"},{"journal-title":"sADC Performance Survey 1997–2017","year":"0","author":"murmann","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393814"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649139"},{"key":"ref24","first-page":"1","article-title":"A 12b ENOB, 2.5 MHz-BW, 4.8 mW VCO-based 0–1 MASH ADC with direct digital background nonlinearity calibration","author":"ragab","year":"2015","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2423975"},{"key":"ref26","first-page":"1","article-title":"A hybrid SAR-VCO ?? ADC with first-order noise shaping","author":"sanyal","year":"2014","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2615321"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351716.pdf?arnumber=8351716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:54:29Z","timestamp":1571705669000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351716","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}