{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:14:50Z","timestamp":1781885690378,"version":"3.54.5"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351749","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":16,"title":["A Heterogeneous Cluster with Reconfigurable Accelerator for Energy Efficient Near-Sensor Data Analytics"],"prefix":"10.1109","author":[{"given":"Satyajit","family":"Das","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin J. M.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050238"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711645"},{"key":"ref6","first-page":"1","article-title":"Near-threshold rise-v core with dsp extensions for scalable iot endpoint devices","volume":"pp","author":"gautschi","year":"2017","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref11","first-page":"1131","article-title":"Is dark silicon useful? harnessing the four horsemen of the coming dark silicon apocalypse","author":"taylor","year":"2012","journal-title":"Design Automation Conference (DAC) 2012 49th ACM\/EDAC\/IEEE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2701499"},{"key":"ref8","first-page":"1","article-title":"A fully-synthesizable single-cycle interconnection network for shared-11 processor clusters","author":"rahimi","year":"2011","journal-title":"2011 Design Automation & Test in Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2769046"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597922"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658992"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351749.pdf?arnumber=8351749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:52:36Z","timestamp":1571691156000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351749","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}