{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:15:03Z","timestamp":1730272503498,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/iscas.2018.8351759","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Flexible Transversal Continuous-Time Linear Equalizer Operating up to 25Gb\/s in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"H.","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Monaco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Bassi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mazzanti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746390"},{"key":"ref10","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and I-tap decision feedback equalizer in 45 nm SOl CMOS","author":"proesel","year":"2011","journal-title":"Proc IEEE Symposium on VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746353"},{"key":"ref11","first-page":"42","article-title":"A 0.94m W\/Gb\/s 22Gb\/s 2-tap partial-response DFE receiver in 40nm LP CMOS","author":"jung","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref5","first-page":"220","article-title":"Data Pattern-Tolerant Adaptive Equalizer Using Spectrum Balancing Method","author":"joo","year":"2009","journal-title":"Proc IEEE Symposium on VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.3120"},{"key":"ref7","first-page":"273","article-title":"A 5–20 Gb\/s Power Scalable Adaptive Linear Equalizer Using Edge Counting","author":"lin","year":"2014","journal-title":"Proc Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418080"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1049\/ip-cds:20000052","article-title":"Analogue adaptivejilters:pastandpresent","volume":"147","author":"carusone","year":"2000","journal-title":"lEE Proceedings of Circuits Devices and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475180"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351759.pdf?arnumber=8351759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:54:06Z","timestamp":1571705646000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351759","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}