{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:15:18Z","timestamp":1730272518324,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351798","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T18:00:05Z","timestamp":1525456805000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Comparison of Recently Developed Single-Bit All-Digital Frequency Synthesizers in Terms of Hardware Complexity and Performance"],"prefix":"10.1109","author":[{"given":"Charis","family":"Basetas","sequence":"first","affiliation":[]},{"given":"Nikos","family":"Temenos","sequence":"additional","affiliation":[]},{"given":"Paul P.","family":"Sotiriadis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/TVLSI.2004.840776","article-title":"A “flying-adder” frequency synthesis architecture of reducing VCO stages","volume":"13","author":"xiu","year":"2005","journal-title":"IEEE Trans VLSI Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2191875"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TUFFC.2016.2615271"},{"journal-title":"Understanding Delta-Sigma Data Converters","year":"2005","author":"schreier","key":"ref6"},{"journal-title":"Discrete-Time Signal Processing","year":"1999","author":"oppenheim","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2525058"},{"key":"ref12","article-title":"Wide-band frequency synthesis using hardware-efficient band-pass single-bit multi-step lookahead sigma-delta modulators","author":"basetas","year":"2017","journal-title":"Proc Freq Time Forum IEEE Int Freq Control Symp"},{"journal-title":"Proc Freq Time Forum IEEE Int Freq Control Symp","article-title":"32-QAM all-digital RF signal generator based on a homodyne sigma-delta modulation scheme","year":"2017","key":"ref8"},{"key":"ref7","article-title":"Frequency synthesis using low-pass single-bit multi-step look-ahead sigma-delta modulators in quadrature upconversion scheme","author":"basetas","year":"2017","journal-title":"Proc Freq Time Forum IEEE Int Freq Control Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.658623"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2608922"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2014.7029576"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2018,5,27]]},"location":"Florence","end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351798.pdf?arnumber=8351798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:50:09Z","timestamp":1571691009000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351798","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}