{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T02:44:01Z","timestamp":1775616241345,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/iscas.2018.8351850","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T22:00:05Z","timestamp":1525471205000},"page":"1-5","source":"Crossref","is-referenced-by-count":27,"title":["A High-speed Low-power Deep Neural Network on an FPGA based on the Nested RNS: Applied to an Object Detector"],"prefix":"10.1109","author":[{"given":"Hiroki","family":"Nakahara","sequence":"first","affiliation":[]},{"given":"Tsutomu","family":"Sasao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056765"},{"key":"ref3","first-page":"807","article-title":"Rectified linear units improve restricted Boltzmann machines","author":"nair","year":"2010","journal-title":"Proc Int Conf Machine Learn (ICML)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1142\/ACSET"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293933"},{"key":"ref8","author":"redmon","year":"2016","journal-title":"YOLO9000 Better Faster Stronger"},{"key":"ref7","year":"2007","journal-title":"The PASCAL Visual Object Classes"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2012.6248074"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659138"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213353"}],"event":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Florence","start":{"date-parts":[[2018,5,27]]},"end":{"date-parts":[[2018,5,30]]}},"container-title":["2018 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8334884\/8350884\/08351850.pdf?arnumber=8351850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:54:00Z","timestamp":1571705640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8351850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2018.8351850","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}