{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:07:20Z","timestamp":1781194040178,"version":"3.54.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702073","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["HotAging \u2014 Impact of Power Dissipation on Hardware Degradation"],"prefix":"10.1109","author":[{"given":"Frank Sill","family":"Torres","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alberto Garcia","family":"Ortiz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001394"},{"key":"ref11","article-title":"Reliability report 1h2017","year":"2017","journal-title":"Intel Technical Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"ref13","first-page":"1","article-title":"Aging-aware standard cell library design","author":"kiamehr","year":"2014","journal-title":"Design Automation and Test in Europe"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref16","author":"goldberg","year":"1989","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.10.001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4235.585888"},{"key":"ref19","author":"rechenberg","year":"1994","journal-title":"Evolutionsstrategie"},{"key":"ref4","author":"sellers","year":"1968","journal-title":"Error Detecting Logic for Digital Computers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref6","first-page":"1","article-title":"Unintrusive aging analysis based on offline learning","author":"sill torres","year":"2017","journal-title":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2724718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539174"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2031789"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.10.009"},{"key":"ref20","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/9781118700228"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MIM.2011.5704807"},{"key":"ref23","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"Int’ I Workshop on Logic Synth"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702073.pdf?arnumber=8702073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:57Z","timestamp":1657854777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702073","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}