{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T06:19:06Z","timestamp":1768544346136,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702101","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":15,"title":["Ultra-Low Power Hybrid TFET-MOSFET Topologies for Standard Logic Cells with Improved Comprehensive Performance"],"prefix":"10.1109","author":[{"given":"Zhixuan","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Zhong","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Le","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Qianqian","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Libo","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yangyuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0225"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994452"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2392793"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361072"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351297"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-014-5196-3"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"94501","DOI":"10.1063\/1.4894624","article-title":"A closed-form capacitance model for tunnel FETs with explicit surface potential solutions","volume":"116","author":"wang","year":"2014","journal-title":"J Appl Phys"},{"key":"ref18","year":"0"},{"key":"ref19","article-title":"Benchmarking MCU power consumption for ultra-low-power applications","author":"borgeson","year":"2012","journal-title":"Texas Instruments"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1038\/nature10679","article-title":"Tunnel field-effect transistors as energy-efficient electronic switches","volume":"479","author":"ionescu","year":"2011","journal-title":"Nature"},{"key":"ref6","first-page":"16.2.1","article-title":"Performance benchmarks for Si, III–V, TFET, and carbon nanotube FET - re-thinking the technology assessment methodology for complementary logic applications","author":"wei","year":"2010","journal-title":"Electron Devices Meeting (IEDM) 2010 IEEE International"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8051028"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2377576"},{"key":"ref7","first-page":"124","article-title":"Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic","author":"avci","year":"2011","journal-title":"VLSI Technology (VLSIT)"},{"key":"ref2","article-title":"Enabling the Internet of Things: From Integrated Circuits to Integrated Systems","author":"alioto","year":"2017","journal-title":"Springer"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026516"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702101.pdf?arnumber=8702101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:18:13Z","timestamp":1657855093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702101","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}