{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:02:46Z","timestamp":1780675366651,"version":"3.54.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702109","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":9,"title":["A Fast Lock-In Ultra Low-Voltage ADPLL Clock Generator with Adaptive Body Biasing in 22nm FDSOI Technology"],"prefix":"10.1109","author":[{"given":"Florian","family":"Schraut","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Holger","family":"Eisenreich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastian","family":"Hoppner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2694322"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.17"},{"key":"ref10","article-title":"SpiNNaker2-Towards Extremely Efficient Digital Neuromorphics and Multi-scale Brain Emulation","author":"h\u00f6ppner","year":"2018","journal-title":"Neuro Inspired Computational Elements Workshop"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref11","article-title":"SpiNNaker2-An Energy efficient real time neuromorphic computesys temin 22FDX technology","author":"hoppner","year":"2018","journal-title":"Arm Research Summit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref12","first-page":"246","article-title":"A TDC-less A DPLL with 200-to-3200MHz Range and 3Mw Power Dissipation for Mobile SoC Clocking in 22nm CMOS","author":"august","year":"2012","journal-title":"IEEE Intl Solid-State Circuits Conference Digest of Technical Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref7","first-page":"264","article-title":"An Open-loop Clock Generator for Fast Frequency Scaling in 65nm CMOS Technology","author":"h\u00f6ppner","year":"2011","journal-title":"Proc 14th Int Conf Mixed Design of Integrated Circuits Syst (MIXDES)"},{"key":"ref2","first-page":"1","article-title":"Dynamic Voltage and Frequency Scaling for Neuromorphic Many-Core Systems","author":"h\u00f6ppner","year":"2017","journal-title":"International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref9","first-page":"304","article-title":"A 2.5 ?W 0.0067 mm2 Automatic Back-Biasing Compensation Unit Achieving 50% Leakage Reduction in FDSOI 28nm over 0.35-to-1V VDD Range","author":"quelen","year":"2018","journal-title":"Dig Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313840"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702109.pdf?arnumber=8702109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:12Z","timestamp":1657854552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702109","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}