{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:05:19Z","timestamp":1725797119434},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702117","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["A Novel Framework for Procedural Construction of Parallel Prefix Adders"],"prefix":"10.1109","author":[{"given":"Mineo","family":"Kaneko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147027"},{"key":"ref6","first-page":"83","article-title":"Constructing zero-deficiency parallel prefix adder of minimum depth","author":"cheng","year":"2005","journal-title":"Proc Asia South Pacific Design Automation Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341926"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90003-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114883"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228886"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702117.pdf?arnumber=8702117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:08:46Z","timestamp":1657854526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702117","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}